Efficient Stack Simulation for Set-Associative Virtual Address Cache with Real Tags
نویسندگان
چکیده
719 the number of groups used is equal to 2°Rtn(tx. The time complexity of this algorithm is OCNlgN) because: Step 1 needs O(N1gN) time; Step 2 is a linear time labeling, and needs O(lg2N) time; Steps 3 and 4 need O(n) = O(lgN) to compute the group number for each row, and there are N rows. This time complexity is optimal when k = O(n) because there are kN = O(nN) = O(N1gN) binary variables to be assigned (assume each bit in a variable column needs a unit of time to assign a value). When k = o(n). this time complexity could be considered as optimal also if we consider setting SEs as a part of the whole process of routing, since there are O(N1gN) SEs to be set. In summary, we have the following main result.
منابع مشابه
A Quantitative Evaluation of Cache Types for High-Performance Computer Systems
Parallel accesses to the table lookaside buffer (TLB) and cache array are crucial for high-performance computer systems, and the choice of cache types is one of the most important factors affecting cache performance. In this paper we classify caches according to both index and tag. Since both index and tag could be either virtual (V) or real (R), our classification results in four combinations ...
متن کاملCache Performance of Chronological Garbage Collection
This paper will present the cache performance analysis of Chronological Garbage Collection algorithm used in the LVM system. The LVM is a new Logic Virtual Machine for Prolog. It adopts one stack policy for all dynamic memory requirements and cooperates with an efficient garbage collection algorithm, the Chronological Garbage Collection, to recuperate space not as deliberate garbage collection ...
متن کاملAn Energy Efficient Set Associative Cache Algorithm
Set associative caches have fixed ways. Entire cache is enabled during cache operation. This paper proposes cache architecture mapping cache line to fixed cache way of mapped set. The address is mapped to set as in conventional set associative cache. The tag value of the mapped line is divided into blocks of size of number of cache ways. The average of maximum and minimum frequency of this divi...
متن کاملHighly-Associative Caches for Low-Power Processors
Since caches consume a significant fraction of total processor energy, e.g., 43% for StrongARM-1 [8], many studies have investigated energy-efficient cache designs [1, 5, 12, 13, 14, 15, 18]. However, none of these design studies have considered using content-addressable-memory (CAM) tags in highly-associative caches. This is particularly surprising given that the leading commercial lowpower pr...
متن کاملGeneralizing timing predictions to set-associative caches
Recently, research on the static prediction of worst-case execution time (WCET) of programs has been extended from simple CISC to pipelined RISC processors, and from uncached architectures to direct-mapped instruction caches. This work goes one step further by introducing a framework to handle WCET prediction for set-associative caches. Generalizing the work of static cache simulation of direct...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. Computers
دوره 44 شماره
صفحات -
تاریخ انتشار 1995